





























































































Simulation process of ArchHDL				
9 counter <<= (counter() 10 } 11 }; 	+ 1) & Oxff; Initialize	[Init()) out = [=]() { return counter(); };	
Step()	Cycle 1	Always() Update()) counter <<= counter() + 1; Update registers	
Step()	Cycle 2	Always() Update()) counter <<= counter() + 1; Update registers	
Step()	Cycle 3	Always() Update()	counter <<= counter() + 1; Update registers	
Step()	Cycle 4	Always() Update()	counter <<= counter() + 1; Update registers	
Step()	Cycle 5	Always() Update()	counter <<= counter() + 1; Update registers	
K. KISE, TOKYOTECH				48



































